PIC16F77T-I/ML【PDF 77/104 页】IC MCU FLASH 8KX14 A/D 44QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3882

73页 74页 75页 76页 [77页]78页 79页 80页 81页

Micrel, Inc.

KSZ8851-16MLLJ

March 2010

M9999-030210-1.0

MAC Address Hash Table Register 0 (0xA0 – 0xA1): MAHTR0

The 64-bit MAC address table is used for group address filtering and it is enabled by selecting item 5 “Hash perfect” mode

in Table 3 (Address Filtering Scheme). This value is defined as the six most significant bits from CRC circuit calculation

result that is based on 48-bit of DA input. The two most significant bits select one of the four registers to be used, while

the others determine which bit within the register.

Multicast table register 0.

Bit

Default Value

R/W

Description

15-0

0x0

HT0 Hash Table 0

When the appropriate bit is set, if the packet received with DA matches the CRC, the

hashing function is received without being filtered.

When the appropriate bit is cleared, the packet will drop.

MAC Address Hash Table Register 1 (0xA2 – 0xA3): MAHTR1

Multicast table register 1.

Bit

Default Value

R/W

Description

15-0

0x0

HT1 Hash Table 1

When the appropriate bit is set, if the packet received with DA matches the CRC, the

hashing function is received without being filtered.

When the appropriate bit is cleared, the packet will drop.

Note: When the receive all (RXAE) or receive multicast (RXME) bit is set in the RXCR1, all

multicast addresses are received regardless of the multicast table value.

MAC Address Hash Table Register 2 (0xA4 – 0xA5): MAHTR2

Multicast table register 2.

Bit

Default Value

R/W

Description

15-0

0x0

HT2 Hash Table 2

When the appropriate bit is set, if the packet received with DA matches the CRC, the

hashing function is received without being filtered.

When the appropriate bit is cleared, the packet will drop.

Note: When the receive all (RXAE) or receive multicast (RXME) bit is set in the RXCR1, all

multicast addresses are received regardless of the multicast table value.

MAC Address Hash Table Register 3 (0xA6 – 0xA7): MAHTR3

Multicast table register 3.

Bit

Default Value

R/W

Description

15-0

0x0

HT3 Hash Table 3

When the appropriate bit is set, if the packet received with DA matches the CRC, the

hashing function is received without being filtered.

When the appropriate bit is cleared, the packet will drop.

Note: When the receive all (RXAE) or receive multicast (RXME) bit is set in the RXCR1, all

multicast addresses are received regardless of the multicast table value.

0xA8 – 0xAF: Reserved

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式